Multi-FPGA Accelerator Architecture for Stencil Computation Exploiting Spacial and Temporal Scalability
نویسندگان
چکیده
منابع مشابه
Exploiting semantic extraction for spacial-temporal indexing in GEONODE
This paper presents an approach to information access based on spatiotemporal indexing. We describe GeoNODE, a “news on demand” system that visualizes news stories and other articles in terms of chronological time lines, geographical maps, and spatiotemporal animations. This spatiotemporal indexing is critically informed by our information extraction system, Alembic. This paper thus covers seve...
متن کاملFPGA Architecture for Multi-Style Asynchronous Logic
This paper presents a novel FPGA architecture for implementing various styles of asynchronous logic. The main objective is to break the dependency between the FPGA architecture dedicated to asynchronous logic and the logic style. The innovative aspects of the architecture are described. Moreover the structure is well suited to be rebuilt and adapted to fit with further asynchronous logic evolut...
متن کاملArchitecture of an FPGA-Oriented Heterogeneous Multi-core Processor with SIMD-Accelerator Cores
Heterogeneous multi-core processors are at tracted by media processing applications due to their ca pability of drawing strengths of different cores to improve the overall performance. However, the unavailability of an efficient programing environment is a major problem. In this paper, we propose an FPGA-oriented heterogeneous multi-core processor, with GPU-like accelerator cores. We use a CUDA...
متن کاملtight frame approximation for multi-frames and super-frames
در این پایان نامه یک مولد برای چند قاب یا ابر قاب تولید شده تحت عمل نمایش یکانی تصویر برای گروه های شمارش پذیر گسسته بررسی خواهد شد. مثال هایی از این قاب ها چند قاب های گابور، ابرقاب های گابور و قاب هایی برای زیرفضاهای انتقال پایاست. نشان می دهیم که مولد چند قاب تنک نرمال شده (ابرقاب) یکتا وجود دارد به طوری که مینیمم فاصله را از ان دارد. همچنین مسایل مشابه برای قاب های دوگان مطرح شده و برخی ...
15 صفحه اولFPGA architecture for fast parallel computation of co-occurrence matrices
This paper presents a novel architecture for fast parallel computation of cooccurrence matrices in high throughput image analysis applications for which time performance is critical. The architecture was implemented on a Xilinx Virtex-XCV2000E-6 FPGA using VHDL. The symmetry and sparseness of the co-occurrence matrices are exploited to achieve improved processing times, and smaller, flexible ar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2019
ISSN: 2169-3536
DOI: 10.1109/access.2019.2910824